
6515910



Over Erase Verify VD o Drain Voltage 700 **BL** I_1 $I_{BL} = I1 + I2 + I3 + I4$ 702 I₂-704 (Over Erase Verify Gate Voltage) I_3 706 I₄. 708 FIG. 2 Prior Art VS

1




FIG. 3 Prior Art




FIG. 4A Prior Art




FIG. 4B Prior Art





FIG. 4C Prior Art

ETOX NOR Array (on P-sub)





		Erase	Erase Erase	Erase	Correction	Correction***
			Verify*	Inhibit**	Verify***	
	BLn	Λ0	Λ0	Λ0	0V	0V
	BLn+1	Λ0	+1V	Λ0	+1V	+5V
Block 0	BT1(0)	Λ0	Λ0	Λ0	0V	Λ0
selected)	WL0(0)	-10V	Versvfy	-10V	0V	$\Lambda 0$
) 	SL0(0)	+5V	$\Lambda 0$	+5V	0V	$\Lambda 0$
	WL1(0)	-10V	-4V	-10V	Vcorvfy	Vcorr
	WL2(0)	-10V	74·	-10V	-4V	-4V
	SLm(0)	+5V	Λ0	$\Lambda 0$	0V	Λ0
	WL511(0) -10V	-10V	-4V	$\Lambda 0$	-4V	7 - 47
	BT2(0)	00	ppA	$\Lambda 0$	Vdd	+10V
<u>ر</u> د	BT1(n)	Λ0	$\Lambda 0$	$\Lambda 0$	0V	Λ0
DIOCK II	WL0(n)	0V	Λ0	$\Lambda 0$	0V	00
(IIOIII- selected)	SL0(n)	Λ0	Λ0	$\Lambda 0$	0.0	0N
(pg)	WL1(n)	0V	$\Lambda 0$	$\Lambda 0$	0V	00
	WL2(n)	0V	$\Lambda 0$	$\Lambda 0$	0V	0N
	SLm(n)	Λ0	Λ0	$\Lambda 0$	0V	00
	WL511(n)	$\Lambda 0$	Λ0	0V	Λ0	00
	BT2(n)	Λ0	Λ0	$\Lambda 0$	0V	0N

Note: * M3 is selected

** M12, M13, M14 and M15 are selected

*** M7 is selected; M0, M1, M2 and M3 pass the verification of correction








FIG. 8




FIG. 9A Prior Art




FIG. 9B




FIG. 10 Prior Art

Note: * Ma, Mb, Mc and Md are selected
** Mi, Mj, Mk and Ml are selected
*** Mb and Md are correction inhibit
Ma and Mc are corrected




FIG. 12A

Correction Operations




FIG. 12B